

BOHOL LB720 Schematics

Kabylake-U

U22 / U2+3e / U42

RESISTOR

Symbol name	Value	Tolerance (J: 5%, F: 1%, D: 0.5%, B: 0.1 %)	Rating 0402=> 1/16W, 25V 0603 => 1/16W, 75V 0805 => 1/10W, 100V	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
10KR3	10K Ohm	If no letter, it means J: 5%	1/16W, 75V	0603
33D3R5	33.3 Ohm	If no letter, it means J: 5%	1/10W, 100V	0805
1KR3F	1K Ohm	F: 1%	1/16W, 75V	0603

The naming rule is value + R + size + tolerance
For the value, it can be read by the number before R. (R means resistor)
For the tolerance, it can be read from the last letter.
For the rating, we don't show on the symbol name.
For the size, R2=>0402, R3=>0603, R5=>0805,....

CAPACITOR


Symbol name	Value	Tolerance (M: +/-20, K: +/-10, Z: +80/-20)	Rating	Size 2=>0402, 3=>0603, 5=>0805, 6=>1206, 0=>1210
SCD1U10V2MX-1	0.1uF	M/X5R	10V	0402
SC10U6D3V5MX	10uF	M/X5R	6.3V	0805
SC2D2U16V5ZY	2.2uF	Z/Y5V	16V	0805

The naming rule is
Capacitor type + value + rating + size + tolerance + material
SCD1U10V2MX-1
SC=> SMT Ceramic, TC=> POS cap or SP cap
D1U => 0.1uF
10V => the voltage rating is 10V
2=> 0402, 3=>0603, 5=>0805
M=>tolerance M, K, Z
X=> X7R/X5R, Y=> Y5V
-1 => symbol version, nonsense to EE characteristic

DY	DUMMY
DY-EMC	Follow EMC team request (DY)
EMC-TVS	SDV : ASM FVT&SIT : By SKU (SKU1 DY / SKU2 ASM)
EMC-TEST	Follow EMC team request (ASM)
23e	U2+3e only
U42	U42 only
NON-U42	U22 or U2+3e
UMA	UMA only
PX	Discrete only

LB720: 4PD0CJ010001
Project code: LB721: 4PD0CJ01A001
PCB P/N: 16877
Revision: -1

LB720/LB721 KBL-U Block Diagram



PCB LAYER	
L1	TOP
L2	VCC / GND
L3	SIGNAL
L4	SIGNAL
L5	VCC / GND
L6	SIGNAL
L7	VCC / GND
L8	BOT

External Connector/Socket
Internal Connector/Socket

CHARGER HPA02224RGRR 44	
INPUTS	OUTPUTS
DCBATOUT	BT+
SYSTEM DC/DC RT6575DGQW 45	
INPUTS	OUTPUTS
DCBATOUT	3D3V_AUX S5 5V_AUX S5 3D3V_S5
CPU Core Power ISL95829AHTZ 46~50 AOZ5049QI x 2 (U42) AOZ5049QI x 2 (23e) ISL6208BCRZ	
INPUTS	OUTPUTS
DCBATOUT	1V_CPU_CORE 1V_VCCGT 1V_VCCSA
DDR4 SUS RT8231AGQW 51	
INPUTS	OUTPUTS
DCBATOUT	1D2V_S3 0D6V_S0
CPU DC/DC 1D0V_S5 RT8237CZQW 52	
INPUTS	OUTPUTS
DCBATOUT	1D0V_S5
EOPIO/EDRAM (23e) APE8939GN3 53	
INPUTS	OUTPUTS
1D0V_S5	+V_EDRAM_VR +V_EOPIO_VR
CPU VCCIO TPS22961DNYT 53	
INPUTS	OUTPUTS
1D0V_S5	+VCCIO
LDO V1D8V RT9025-25ZSP 54	
INPUTS	OUTPUTS
3D3V_S5	1D8V_S5
G5016KD1U RT9025-25ZSP 40	
INPUTS	OUTPUTS
5V_S5	5V_S0 3D3V_S5 3D3V_S0
VCCST AOZ1335DI 40	
INPUTS	OUTPUTS
1D0V_S5	1V_VCCST

DGPU CORE ISL6277AHRZ 85	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE
DGPU VDDCI & 0.8V ISL6208BCRZ 86	
INPUTS	OUTPUTS
DCBATOUT	0D8V_VGA_S0
DGPU GDDR5 AOZ2260QI 86	
INPUTS	OUTPUTS
DCBATOUT	1D35V_VGA_S0
DGPU 1D8V APL5930KAI 86	
INPUTS	OUTPUTS
3D3V_S5	1D8V_VGA_S0

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsein 221, Taiwan, R.O.C.

Title		BLOCK DIAGRAM	
Size	Document Number	Rev	
Custom	BOHOL	-1	
Date:	Tuesday, May 02, 2017	Sheet	2 of 105

Main Func = CPU


(Blank)

<https://vinanix.com>

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 3 of 105

Main Func = CPU



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (JTAG/CPU SIDE BAND)

Size

Document Number

BOHOL

Rev


-1

Date: Tuesday, May 02, 2017


Sheet 4 of 105



Main Func = CPU



Main Func = CPU




[561280] eDP_RCOMP Guideline

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	5 mils	25 mils	24.9 Ω ±1%	Max = 600 mils

[561280] DDI Disabling and Termination Guidelines

Port	Strap	Enable Port	Disable Port
Port 1	DDPB_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC
Port 2	DDPC_CTRLDATA	PU to 3.3 V with 2.2-k ±5% resistor	NC



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (DDI/EDP)		
Size A4	Document Number BOHOL	Rev -1
Date: Tuesday, May 02, 2017		Sheet 8 of 105


Main Func = CPU

(Blank)

<https://vmlanix.com>




BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (RESERVED)			
Size A4	Document Number BOHOL		Rev -1
Date: Tuesday, May 02, 2017		Sheet 9 of	105

CORE


U-1line 23e 28W
IcMax current=10ms max = 34 A (U42, 64A)

22uF x 35




SLICED GT

U-1line 23e 28W
IcMax current=10ms max[A] = 67 A




VCCSA

1V_VCCSA



Vinafix.com




https://vinafix.com






BOM1

Title		Document Number	Rev
緯創資通		BOHOL	-1
Wistron Corporation		21F-88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Size	A3	Date	105
Sheet	10	of	

Main Func = CPU






PCH DERIVED RAILS



2017/03/05
SIT R1101, R1103, R1104 change to short pad.

VCCIO






2017/03/05
SIT R1102 change to short pad.
1V_VCCAMPHYPLL is 88mA


c1181 place to far, change to 1uf_10v_0402

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
CPU (POWER CAP2)		
Size A4	Document Number BOHOL	Rev -1
Date: Tuesday, May 02, 2017	Sheet 11	of 105









(Blank)

<https://vinafix.com>

BOM1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RESERVED			
Size A4	Document Number BOHOL		Rev -1
Date: Tuesday, May 02, 2017		Sheet 14 of	105

Main Func = PCH



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title CPU (CSI2/EMMC)		
Size A4	Document Number BOHOL	Rev -1
Date: Tuesday, May 02, 2017		Sheet 15 of 105



PCIe Table

Port	PCIe Device	Share BUS
1	GPU L0	
2	GPU L1	
3	GPU L2	
4	GPU L3	
5	M.2 SSD	
6	M.2 SSD	
7	M.2 SSD	SATA0 (SSD)
8	M.2 SSD	SATA1A (SSD)
9	LAN	
10	WLAN	
11	Card Reader	N/A
12	N/A	HDD

SATA Table


Pair	SATA Device	Share BUS
0	N/A	PCI E7 (M.2 SSD)
1A	N/A	PCI E8 (M.2 SSD)
1B	N/A	PCI E11 (Card Reader)
2	HDD	N/A

USB 3.0 Table


Pair	USB3.0 Device	Share BUS
1	USB3.0 port1 (Debug Port)	
2	USB3.0 Port2 (IOBD - AOU)	
3	USB3.0 Port3 (Type C)	
4	N/A	
5	N/A	PCI E1 (GPU)
6	N/A	PCI E2 (GPU)

USB 2.0 Table


Pair	USB2.0 Device	Share BUS
1	USB3.0 port1 (Debug Port)	
2	USB3.0 Port2 (IOBD - AOU)	
3	USB3.0 Port3 (Type C)	
4	N/A	
5	N/A	
6	N/A	
7	N/A	
8	Bluetooth	
9	Finger Print	
10	N/A	




Main Func = PCH



Main Func = PCH



SPKR/GPP_B14
Usage: Top Swap Override
When Sampled: Rising edge of PCH_PWROK
The signal has a weak internal Pull-down.
0 = Disable "Top Swap" mode. (Default)
1 = Enable "Top Swap" mode.
The internal Pull-down is disabled after
PCH_PWROK de-asserts.
This signal is in the primary well.



HDA_SDO_I2S_TXD0
Usage: Flash Descriptor Security Override
When Sampled: Rising edge of PCH_PWROK
The signal has a weak internal Pull-down.
0 = Enable security measures defined in the Flash Descriptor. (Default)
1 = Disable Flash Descriptor Security (override). This strap should only be asserted high using external Pull-up in manufacturing/debug environments ONLY.
The internal Pull-down is disabled after PCH_PWROK de-asserts.

2017/03/05
SIT R1906, R1907, R1908 change to short pad.

BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (HDA/SDIO/SDXC)

Size

Document Number

BOHOL

Rev



-1

Date: Tuesday, May 02, 2017





Sheet 19 of 105

105





Main Func = PCH





GSP10_MOSI/GPP_B18
Usage: No Reboot
When Sampled: Rising edge of PCH_PWROK
The signal has a weak internal Pull-down.
0 = Disable "No Reboot" mode. (Default)
1 = Enable "No Reboot" mode (PCH will disable the TCO Timer system reboot feature). This function is useful when running ITP/XDP.
The internal Pull-down is disabled after PCH_PWROK de-asserts.



https://vinafix.com




Main Func = PCH




BOM1		
<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU (POWER1)		
Size	Document Number	Rev
A4	BOHOL	-1
Date:	Tuesday, May 02, 2017	Sheet 21 of 105

Main Func = PCH



<https://vinafix.com>


24MHz XTAL




BOM1

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (RSVD)	
Size A4	Document Number BOHOL
Date: Tuesday, May 02, 2017	Rev -1
Sheet 22	of 105


Main Func = PCH



071.SKYLA.000U BOM Change : KabyLake



071.SKYLA.000U BOM Change : KabyLake



071.SKYLA.000U BOM Change : KabyLake

BOM1

緯創資通 Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title CPU (VSS)


Size Custom Document Number BOHOL Rev -1

Date: Tuesday, May 02, 2017 Sheet 23 of 105

2017/03/05
SIT R2425 change to 0402 size
R2415 change to 0402 short pad.






EC GPIO PL

[illegible]

PCB VERSION

PCB VERSION (AD/PIN98)	PULL-LOW RESISTOR	PULL-HIGH RESISTOR	VOLTAGE
SS	100.0K	10.0K	2.0V
SD	100.0K	20.0K	2.15V
SL	100.0K	33.0K	2.48V
SD	100.0K	47.0K	2.24V
-I	100.0K	64.9K	2.8V
-IM	100.0K	74.3K	1.87V
Reserved	100.0K	100.0K	1.65V



[illegible]

Nuvoton KBC PSL Power Switched Logic

1. Enter PSL mode (Entry S5 after 10sec) :
3D3V_AUX_KBC : OFF (KBC PWR supply)
2. At PSL mode (SPEC: S5<10mW)

PSL mode(AC or DC):		
EC_ENABLE#_G	S5_ENABLE	3d3V_AUX_KBC
Hi	LOW	OFF


PSL Wake(AC or DC):		
EC_ENABLE#_G	SS_ENABLE	3D3V_AUX_EBC
Low	Hi	ON



NOVO button Fun define: one key to recover

NOVO button wake KBC at PSL mode.		
KBC_NOVO_BTN#	KBC_PWRBTN_EC#	
LOW	LOW	

```
KBC_PWRBTN_EC#:Low
(1) 4sec: PWR
Button shut down
(2) 8sec: KBC reset
```




SSID = Flash.ROM

SPI ROM Equal length need to less than 500mil



U2502			
1ST	WINBOND	8MB	072.25Q64.0H01
2ND	GIGA DEVICE	8MB	072.25B64.0C01
3RD			

vendor : WINBOND W25Q64JVSSIQ(072.25Q64.0H01) 1103


2017/03/05
SIT R2508, R2502 change to short pad.




Test point




SSID = RBATT



Test point



Change from LCL-1




High Detect
Need to Check whether to PD in PCH Side



Vinafix.com

Main Func = Thermal Sensor






Close to Thermal sensor





2017/03/05
SIT U2602 and related circuit.



BOM1	
緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hei Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
THERMAL/FAN	
Size	Document Number
Custom	BOHOL
Date	Rev
1/28/2017	-1
Sheet	26 of 105



Install snubber networks on each net of SPKS helps control the overshoot/undershoot at the class-D outputs.




(Blank)

<https://vinafix.com>


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	BOHOL	-1
Date:	Tuesday, May 02, 2017	Sheet 28 of 105




INTERNAL STEREO SPEAKERS



2017/03/05
SIT R2905, R2906 change to short pad.






BOM Ctrl :
Main : 20.F1621.004
2nd : 20.F1937.004



BOM1


緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
AUDIO SPEAKER		
Size	Document Number	Rev
A4	BOHOL	-1
Date	Tuesday, May 02, 2017	Sheet 29 of 105








For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS
 *Place C3109 to C3112 close to each VDD10 pin-- 3, 8, 22, 30

For RTL8111G(S)/ RTL8111GUS/ RTL8106EUS
 *Place C3114 and C3115 close to each VDD10 pin-- 22 (Reserved)




16 PCIE_TX_LAN_P9 >>> SCD1U16V2KX-L-GP
 16 PCIE_TX_LAN_N9 >>> SCD1U16V2KX-L-GP
 16 PCIE_RX_CPU_P9 <<< SCD1U16V2KX-L-GP
 16 PCIE_RX_CPU_N9 <<< SCD1U16V2KX-L-GP
 18 PEG_CLK5_CPU >>> C3103 PCIE_RX_LAN_P9
 18 PEG_CLK5_CPU# >>> C3104 PCIE_RX_LAN_N9
 18 PEG_CLKREQ5_CPU# <<< PLT_RST#
 17,24,61,63,66,68,76,91 PLT_RST# >>> PLT_RST#






Vinafix.com

10/100M/1000M Lan Transformer



LAN Connector



BOM1			
緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsin 221, Taiwan, R.O.C.			
Title			
RJ45			
Size	Document Number		Rev
Custom	BOHOL		-1
Date:	Tuesday, May 02, 2017	Sheet	32 of 105

(Blank)

<https://vinafix.com>

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 33 of 105

(Blank)

<https://vinanix.com>

BOM1


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 34 of 105

(Blank)

<https://vinafix.com>

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	BOHOL	-1
Date:	Tuesday, May 02, 2017	Sheet 35 of 105




FOR ON BOARD SINGLE USB 3.0 CONNECTOR





Continuous Current Limit 1.5A

TABLE of USB 3.0 port: U3302

	Vendor	Vendor P/N	Wistron P/N
1st	TI	TPS2069CDGMR	74.02069.A79
2nd	ROHM	BD82032FVJ-GE2	74.82032.07G






Vinafix.com




BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
USB30 CONN	
Title BOHOL	Rev -1
Size A3	Document Number BOHOL
Date: Tuesday, May 02, 2017	Sheet 36 of 105




CHG	CHG_HI	CC Capability Broadcast	Current Limit	Load Detect Threshold
0	0	STD	1.67 A	NA
0	1	STD	1.67 A	NA
1	0	1.5 A	1.67 A	NA
1	1	3.0 A	3.34 A	1.77 A


USB_OC2#	>>> USB_OC2# 16
DIR_SET_OUT#	>>> DIR_SET_OUT# 24
CC role	DIR_SET_OUT#
CC1	1
CC2	0





USB HOST-U3 P3/N3



USB HOST-U3 P4/N4



USB HOST U2




Main Func = USB3.0 Re-driver

(Blank)



<https://vinafix.com>

BOM1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title USB30 RE-DRIVER			
Size A4	Document Number BOHOL		Rev -1
Date: Tuesday, May 02, 2017		Sheet 38 of	105




Discharge circuit



Power Good




GT3 Low Power Circuit (ZVM)




<https://vinafix.com>

V1.8A



V1.8S




561280 KB, UY PDG Rev2.0 Notes:
On power up sequence, VCCOPC_1p8 must never ramp up after VCCOPC/VCCOP10 under any circumstance.
There are no ramp down requirements between VCCOPC_1p8 and VCCOPC/VCCOP10.
Platform must guarantee VCCOPC/VCCOP10 rails do not start ramping back up for any reason while VCCOPC_1p8 is ramping down or OFF.

5	4	3	2	1
D				
C				
B				
A				

(Blank)

BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RESERVED			
Size A4	Document Number BOHOL		Rev -1
Date: Tuesday, May 02, 2017		Sheet 41 of	105




(Blank)

<https://vmlaix.com>


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 42 of 105

1ST BATTERY CONNECTOR



DC Jack




Connector Pin Alignment(Vendor: Suyin,Aces)

Pin#	Symbol	Comments
1	BATT+	Battery Positive Power
2	BATT+	Battery Positive Power
3	Clock	SMBus clock interface I/O pin
4	Data	SMBus data interface I/O pin
5	Detection	Connect to 10kohm resistor
6	RTC	Support RTC power or reserved
7	GND -	Common Ground Power
8	GND -	Common Ground Power

It is required to follow Lenovo common connector requirement for both battery side and system side.
Common connector drawing:


Adaptor in to generate DCBATOUT



Vinafix.com

BOM1









SSID = Charger



 緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsiehli, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
RT6575DGQW 5V/3D3V	
Size	Document Number
	BOHOL
Date:	1/28/2017, May 02, 2017
Sheet	45 of 105
Rev	-1

64.44	H_PROG07H	PR4655_1 06Q402_FAD	2	PWR_CPU_PROCHOTN
7	SVD_ALERTN_CPU	PR4656_1 06Q402_FAD	2	PWR_VCCGT_ALERTN
7	SVD_CLK_CPU	PR4657_1 06Q402_FAD	2	VDDCK_CPU_B
7	SVD_DATA_CPU	PR4658_1 06Q402_FAD	2	VDDOUT_CPU_B
40	VR_RDY	PR4660_1 06Q402_FAD	2	PWR_BWP_PVRD0
40	VR_EN	PR4663_1 06Q402_FAD	2	PWR_VR_EN
20161019	Modified			
7	VSS_SENSE	PR4672_1 06Q402_FAD	2	PWR_CORE_RTN_A
7	VCC_SENSE	PR4673_1 06Q402_FAD	2	CORE_SENSE_A
20161017	Modified			
7	VCCGT_SENSE	PR4666_1 06Q402_FAD	2	VCCGT_SENSE_A
7	VSSGT_SENSE	PR4667_1 06Q402_FAD	2	PWR_VCCGT_RTN_B
7	VSSA_SENSE	PR4669_1 06Q402_FAD	2	PWR_VCCA_RTN_C
7	VCCA_SENSE	PR4671_1 06Q402_FAD	2	VCCA_SENSE_B





SKL_H42_45W
Icc(max)=68A
TDC=56A

Confirm with EE
22uF/0805 total 40pcs
(78.22610.L2L)

Cyntec. 6.86 x 6.47 x 4.0mm
DCR: 0.66 ± 7% mOhm
Idc : 36A , Isat : 45A









SKL_H42_45W
Icc(max)=68A
TDC=56A

Confirm with EE
22uF/0805 total 40pcs
(78.22610.L2L)

Cyntec. 6.86 x 6.47 x 4.0mm
DCR: 0.66 ± 7% mOhm
Idc : 36A , Isat : 45A

BOM1

緯創資通 Wistron Corporation	
21F, 8B, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File ISL95829_CPU_VCORE(2/3)	
Size C	Document Number BOHOL
Date: Tuesday, May 02, 2017	Sheet 47 of 105



SKL_H42_45W
Icc(max)=55A
TDC=39A

Confirm with EE
22uF/0805 total 40pcs
(78.22610.L2L)

Cytec. 6.86 x 6.47 x 4.0mm
DCR: 0.66 + 7% mOhm
Idc : 36A, Isat : 45A


Cytec. 6.86 x 6.47 x 4.0mm
DCR: 0.66 + 7% mOhm
Idc : 36A, Isat : 45A

(Blanking)
<https://vinafix.com>

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title CPU_VCCGTUS		
Size A4	Document Number BOHOL	Rev -1
Date: Tuesday, May 02, 2017		Sheet 49 of 105

Main Func = CPU_CORE



SKL_H42_45W
Icc(max)=11.1A
TDC=10A

Confirm with EE
22uF/0805 total 10pcs
(78.22610.L2L)


Cyntec. 6.6mmx7.3mm x3.0mm
DCR: 4~4.2 mohm
Idc: 17.5A, Isat: 26A

VCCSA MOS Change (OCP need to fine tune) 10/18

BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title ISL6208_CPU_VCCSA		
Size A3	Document Number BOHOL	Rev -1
Date: Tuesday, May 02, 2017	Sheet 50	of 105




Vinafix.com




Main Func = 1D0V



EOPIO and EDRAM



Main Func = 1D8V





BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
RT9025 1D8V			
Size	Document Number		Rev
A4	BOHOL		-1
Date: Tuesday, May 02, 2017		Sheet 54 of 105	

SSID = VIDEO


INVERTER POWER

eDP connector




2017/03/05
SIT R5518, R5514, R5503
R5504 change to short pad.

Panel BL brightness/Power En/BL En





<https://vinafix.com>


Test point



CAMERA POWER



Camera



BOM1

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.





Title			LCD/CAM/DMIC/TOUCH
Size	Document Number	Rev	
A3	BOHOL	-1	
Date:	Tuesday, May 02, 2017	Sheet	55 of 105

SSID = HDMI

HDMI CONNECTOR

HDMI Passive Level Shifter

Close to HDMI Connector



20170421- BOM Ctrl- ED5707- Main: 075.PUSB3.0073

BOB1		緯創資通 Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsein 221, Taiwan, R.O.C.	
Title			
HDMI CONN			
Size	Document Number		Rev
Custon	BOHOL		-1
Date:	Tuesday, May 02, 2017	Sheet 57 of	105

(Blank)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 58 of 105



(Blank)

<https://vmlaix.com>

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	BOHOL	-1
Date	Sheet 59 of 105	
Tuesday, May 02, 2017		





SSID = SATA



BOM1

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title HDD		
Size A4	Document Number BOHOL	Rev -1
Date: Tuesday, May 02, 2017		Sheet 60 of 105

M.2 Key-E FOR WLAN / BT




(Blank)

<https://vinafix.com>


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 62 of 105

Main Func = SSD TYPE-M NGFF CARD FOR PCIE SSD/Optane




Plesae infom SW team
PCIE_RX_P and PCIE_RX_N reversed




Vinafix.com


CHARGER LED







Power LED



Test point




SSID = Touch.Pad





2017/03/05
SIT ADD R6516 for TP issue.

<https://vinafix.com>

To KBC Pin77



2017/03/05
SIT R6514, R6506, R6501
R6509, R6511, R6502
R6503 change to short pad.



BOM1


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
KEYBOARD/TOUCH PAD
Size A3 Document Number
BOHOL
Date: Tuesday, May 02, 2017 Sheet 65 of 105
Rev
-1


Novo Button

17,24,31,61,63,68,76,91 PLT_RST#
24 KBC_NOVO_BTN#
18 PEG_CLKREQ3 CPU#


<https://vinafix.com>



BOM Ctrl :
Main : 20.K0848.030
2nd : 20.K0809.030
3rd : 020.K0160.0030



2017/03/05
SIT chagne IO pin define, add 3d3v_s5 for usb redriver.



BOM1

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

IO BOARD CONN

Size
A4

Document Number

BOHOL

Rev	-1
-----	----

Date: Tuesday, May 02, 2017

Sheet 66 of 105


(Blank)

<https://vmlaix.com>

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 67 of 105

Debug Connector



SDV: ASM
Other Stage: DY

BOM1		
<div>緯創資通Wistron Corporation21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>DEBUG CONN</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017Sheet 68 of 105		

(Blank)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 70 of 105

(Blank)


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 73 of 105

(Blank)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 75 of 105



BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (1/5) PEG

Size
Custom

Document Number


BOHOL

Rev


-1

Date: Tuesday, May 02, 2017










Sheet 76 of 105






For Pre-PWROK Output Voltage



SVC	SVD	V
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



27MHz XTAL



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsinchu,
Taippei Hsien 301, Taiwan, R.O.C.

GPU (4/5) GPIO/STRAP			
File	Document Number	Rev	
	BOHOL	-1	
Date: Tuesday, May 02, 2017	Sheet	79	of 105

GPU1H 8 OF 15

symbol8

TX2P_DPD0P AY22
TX2M_DPD0N BA22
TX1P_DPD1P AY21
TX1M_DPD1N BA21
TX0P_DPD2P AY20
TX0M_DPD2N BA20
TXCDP_DPD3P AY19
TXCDM_DPD3N BA19
AUX1P AY11
AUX1N BA11

DDC1CLK AY10
DDC1DATA BA10

TX5P_DPC0P AY27
TX5M_DPC0N BA27
TX4P_DPC1P AY26
TX4M_DPC1N BA26
TX3P_DPC2P AY25
TX3M_DPC2N BA25
TXCCP_DPC3P AY24
TXCCM_DPC3N BA24
AUX2P AP19
AUX2N AM19

DDC2CLK AV19
DDC2DATA AU19

REV 0.91

Do Not Stuff

PX



GPU1O 15 OF 15

symbol15

TX2P_DPE0P AY18
TX2M_DPE0N BA18
TX1P_DPE1P AY16
TX1M_DPE1N BA16
TX0P_DPE2P AY15
TX0M_DPE2N BA15
TXCEP_DPE3P AY14
TXCEM_DPE3N BA14

DDCAUX5P AU27
DDCAUX5N AV27

REV 0.91

Do Not Stuff

PX



GPU1G 7 OF 15

symbol7

TX2P_DPB0P AY32
TX2M_DPB0N BA32
TX1P_DPB1P AY31
TX1M_DPB1N BA31
TX0P_DPB2P AY30
TX0M_DPB2N BA30
TXCBP_DPB3P AY28
TXCBM_DPB3N BA28

DDCAUX3P AM21
DDCAUX3N AP21

TX5P_DPA0P AY36
TX5M_DPA0N BA36
TX4P_DPA1P AY35
TX4M_DPA1N BA35
TX3P_DPA2P AY34
TX3M_DPA2N BA34
TXCAP_DPA3P AY33
TXCAM_DPA3N BA33

DDCAUX4P AR23
DDCAUX4N AP23

REV 0.91





Do Not Stuff

PX



1D8V_VGA_S0

1*1uF



Vinafix.com

BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

GPU (5/5) PWR/GND

Size
A4

Document Number




BOHOL

Rev

-1

Date: Tuesday, May 02, 2017

Sheet 80 of 105




(Blank)


BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A	BOHOL	-1
Date:	Tuesday, May 02, 2017	Sheet 83 of 105


(Blank)
<https://vinafix.com>

BOM1


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU VRAM7,8 (4/4)			
Size A	Document Number BOHOL		Rev -1
Date: Tuesday, May 02, 2017	Sheet	84	of 105




Phase1




Phase2



Phase3




OVP: If the VSEN voltage exceeds the output voltage VID value plus any programmed offsets by +325mV, the controller declares an overvoltage fault




VGA_CORE CPU, TDC=55A, MAX=105A, OCP=135A
PWM Frequency=400KHz
LFB=15.01A/15A=45%
330uF/2V, Ripple Current=3Arms
560uF/2.5V, Ripple Current=3.5Arms
Cout capacitance=3790uF

<https://vinafix.com>



IC	AOZ2262 (10A)	AOZ2261 (8A)	AOZ2260 (6A)
COM	068.1R010.2121 IDC : 18A	68.1R01A.20B IDC : 10A	68.1R01A.20B IDC : 10A
Chock	22uF/6.3V * 5pcs DY*1	22uF/6.3V * 4pcs DY*1	22uF/6.3V * 4pcs DY*1
Output CAP			



APL5930 for 1D8V_VGA_S0


IDC = 1A

22u 0805 total 2pcs (DY 0 pcs)

$$V_{out} = 0.8V * (R1 + R2) / R2$$

Vinafix.com

Discharge Circuit



BOM1

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	
-------	--

GPU DISCHARGE

Size	A4
------	----

Document Number

BOHOL

Rev	-1
-----	----

Date: Tuesday, May 02, 2017







Sheet 87 of 106

106

(Blank)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 88 of 105




<https://vinafix.com>

(Blank)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 90 of 105




<https://vinafix.com>

TPM PIN DEFINE

Vendor	ST	Nuvoton	Nationz Tech	Infineon	Lenovo design
PN	ST332P24	NuPCT650LAAWX	ZH320TC-LPC-T28-401	SLB9665	Colay 4 vendors
Package				TSSOP28, LPC interface	
pin1	NC	GPIO/SDA	NC	NC	Floating
pin2	NC	GPIO/SCL	NC	NC	Floating
pin3	NC	NC	NC	NC	Floating
pin4	GND	GND	GND	GND	Pull down to GND without resistor
pin5	NC	VSB	NC	VCC	Connect to 3VSB and 3VSYS through serial resistor Connect 0.1uF cap to GND cap near to pin5
pin6	NC	GPIO	NC	GPIO	Floating
pin7	PP	PP	PP	PP	Reserve pull down resistor to GND and pull high resistor to VCC
pin8	NC	TEST	NC	NC	Connect to test point
pin9	NC	GPIO	NC	NC	Floating
pin10	VCC	VCC	VCC	VCC	Connect to 3VSYS
pin11	GND	GND	GND	GND	Connect 10uF and 0.1uF cap to GND cap near to pin10
pin12	NC	NC	NC	NC	Floating
pin13	NC	NC	NC	NC	Floating
pin14	NC	NC	NC	NC	Floating
pin15	NC	CLKRUN#/GPIO	CLKRUN#	NC	Reserve serial resistor to chipset CLKRUN#
pin16	LRESET#	LRESET#	LRESET#	LRESET#	Connect to reset signal through serial resistor
pin17	LAD3	LAD3	LAD3	LAD3	Connect to LAD3 of chipset
pin18	GND	GND	GND	GND	Connect to GND directly
pin19	NC	VCC	VCC	VCC	Connect to 3VSYS through serial resistor Connect 0.1uF cap to GND cap near to pin19
pin20	LAD2	LAD2	LAD2	LAD2	Connect to LAD2 of chipset
pin21	LCLK	LCLK	LCLK	LCLK	Connect to 33M clock through serial resistor
pin22	LFRAME#	LFRAME#	LFRAME#	LFRAME#	Connect to LFRAME# of chipset
pin23	LAD1	LAD1	LAD1	LAD1	Connect to LAD1 of chipset
pin24	VCC	VCC	VCC	VCC	Connect to 3VSYS
pin25	NC	GND	GND	GND	Connect to GND through serial resistor
pin26	LAD0	LAD0	LAD0	LAD0	Connect to LAD0 of chipset
pin27	SERIRQ	SERIRQ	SERIRQ	SERIRQ	Connect to SERIRQ of chipset or SIO, need pull high resistor
pin28	LPCPD#	LPCPD#	LPCPD#	NC	Connect to GPIO pin through serial resistor

BOM Control	TPM_ST_SPI	TPM_Nuvoton	TPM_NationZ	TPM_Infineon	TPM_NationZ	TPM_ST_LPC
U9101	071.33228.000W	071.00650.0COW	071.32320.000W	071.09660.000W	071.32320.0A0W	71.03324.F0W
R9105	Un-Stuff	Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
R9121	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
R9106	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
C9107	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
C9108	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
R9113	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
R9125	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
R9112	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
R9111	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
R9107	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
C9106	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff
R9124	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff	Un-Stuff

SSID = Finger Print



BOM1

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
FINGER PRINT			
Size	Document Number	Rev	
A4	BOHOL	-1	
Date:	Tuesday, May 02, 2017	Sheet	92 of 105

(Blank)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RESERVED		
Size	Document Number	Rev
A4	BOHOL	-1
Date:	Tuesday, May 02, 2017	Sheet 93 of 105


(Blank)

BOM1

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 94 of 105

(Blank)

BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RESERVED			
Size A4	Document Number BOHOL		Rev -1
Date: Tuesday, May 02, 2017		Sheet 95 of	105

(Blank)

Vinafix.com


BOM1


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>RESERVED</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 96 of 105



(Blank)

BOM1

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title RESERVED			
Size A4	Document Number BOHOL		Rev -1
Date: Tuesday, May 02, 2017		Sheet 98 of	105



BOM1


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
XDP		
Size	Document Number	Rev
A4	BOHOL	-1
Date: Tuesday, May 02, 2017		Sheet 99 of 105

5	4	3	2	1
D				D
C				C
B				B
A				A

<https://vinafix.com>

BOM1


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>	
Title <div>TABLE OF CONTENT</div>	
Size <div>A4</div>	Document Number <div>BOHOL</div>
Date <div>Tuesday, May 02, 2017</div>	Rev <div>-1</div>
Sheet 100 of 105	



<https://vinafix.com>

BOM1


<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
CHANGE HISTORY		
Size	Document Number	Rev
A4	BOHOL	-1
Date:	Tuesday, May 02, 2017	Sheet 101 of 105



<https://vinafix.com>

BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>POWER SEQUENCE</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 102 of 105



BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>POWER BLOCK DIAGRAM</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date <div>Tuesday, May 02, 2017</div>		Sheet <div>103</div> of <div>105</div>

A

B

C

D

E

1

1

2

2

3

3

4

4

<https://vinafix.com>

BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title <div>SMBUS BLOCK DIAGRAM</div>		
Size <div>A4</div>	Document Number <div>BOHOL</div>	Rev <div>-1</div>
Date: Tuesday, May 02, 2017		Sheet 104 of 105

A

B

C

D

E

A

B

C

D

E

1

1

2

2

3

3

4

4

<https://vinafix.com>

BOM1

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title THERMAL/AUDIO BLOCK DIAGRAM		
Size A4	Document Number BOHOL	Rev -1
Date: Tuesday, May 02, 2017		Sheet 105 of 105

A

B

C

D

E